


Asynchronous Counters

ENGI 251
ELEC 241

Asynchronous Counters

- The term **Asynchronous** refers to events that do not occur at the same time
- With respect to counter operation, asynchronous means that the Flip-Flops within the counter are not connected in a way to cause all Flip-Flops states at exactly the same time
 - they are wired in a way that links the clock of the next flip-flop to the Q of the current device
 - this causes the output count states to ripple through the counter




2-Bit (MOD 4) Asynchronous Counter



1 November 2005

ENGI 251/ELEC 241 Counter Design

3




Counter with Glitches

1 November 2005


ENGI 251/ELEC 241 Counter Design

4

3-Bit (MOD 8) Asynchronous Counter





(a)



(b)


MOD 6 Counter

All J, K inputs are 1.



glitch

glitch




4-Bit Counter State Table

CLK	QD	QC	QB	QA
↓	0	0	0	0
↓	0	0	0	1
↓	0	0	1	0
↓	0	0	1	1
↓	0	1	0	0
↓	0	1	0	1
↓	0	1	1	0
↓	0	1	1	1
↓	1	0	0	0
↓	1	0	0	1
↓	1	0	1	0
↓	1	0	1	1
↓	1	1	0	0
↓	1	1	0	1
↓	1	1	1	0
↻	1	1	1	1

1 November 2005 ENGI 251/ELEC 241 Counter Design 8

4-Bit Asynchronous Counter



1 November 2005

ENGI 251/ELEC 241 Counter Design

9

MOD 10 Counter State Table


CLK	QD	QC	QB	QA
↓	0	0	0	0
↓	0	0	0	1
↓	0	0	1	0
↓	0	0	1	1
↓	0	1	0	0
↓	0	1	0	1
↓	0	1	1	0
↓	0	1	1	1
↓	1	0	0	0
↓	1	0	0	1
↻	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1

1 November 2005

ENGI 251/ELEC 241 Counter Design

10

Asynchronous Decade (MOD 10) Counter




1 November 2005

ENGI 251/ELEC 241 Counter Design

11



MOD 12 Asynchronous Counter



1 November 2005

ENGI 251/ELEC 241 Counter Design

12




Synchronous Counters

ENGI 251
ELEC 241

Synchronous Counters

- The term **synchronous** refers to events that do occur simultaneously
 - In communications, both ends must be connected – telephone call
- with respect to counter operation, synchronous means that the counter is connected such that all the Flip-Flops change at the same time
 - they are wired in a way that links all the flip-flop clock inputs together
 - this causes the output count states to change at the same time
 - There is a propagation delay, but they are typically very close in similar devices

MOD 4 Synchronous Counter




1 November 2005

ENGI 251/ELEC 241 Counter Design

17

MOD 4 Counter Timing Diagram




1 November 2005


ENGI 251/ELEC 241 Counter Design

18

MOD 8 Synchronous Counter




A three-bit synchronous binary counter




Timing diagram for the counter

MOD 10 Synchronous Counter




A synchronous BCD decade counter

MOD 10 Timing Diagram




Johnson Counter State Diagram

Q2	Q1	Q0	CLOCK pulse
0	0	0	0
1	0	0	1
1	1	0	2
1	1	1	3
0	1	1	4
0	0	1	5
0	0	0	6
1	0	0	7
1	1	0	8
.	.	.	.
.	.	.	.
.	.	.	.




Johnson Counter




A Johnson counter is a special counter where the output of the last stage is inverted and fed back as input to the first stage. A pattern of bits equal in length circulates indefinitely. These counters are sometimes called "walking ring" counters, and find special applications.

74LS163A 4-bit Binary Counter



- The counter can be synchronously preset to any four-bit binary number by
 - When a LOW is applied to the LOAD input, the counter will assume the state of the data inputs on the next clock pulse
- The active-LOW CLR input synchronously RESETS all four flip-flops in the counter

74LS163A Timing Diagram




1 November 2005

ENGI 251/ELEC 241 Counter Design

25

74LS160A



The 74LS160A synchronous decade (BCD) counter

1 November 2005

ENGI 251/ELEC 241 Counter Design

26

(a)

Pin	Description
CP _U	Count-up clock input (active rising edge)
CP _D	Count-down clock input (active rising edge)
MR	Asynchronous master reset input (active HIGH)
\overline{PL}	Asynchronous parallel load input (active LOW)
P ₀ -P ₃	Parallel data inputs
Q ₀ -Q ₃	Flip-flop outputs
\overline{TC}_D	Terminal count-down (borrow) output (active LOW)
\overline{TC}_U	Terminal count-up (carry) output (active) LOW

(b)

Mode Select				
MR	\overline{PL}	CP _U	CP _D	Mode
H	X	X	X	Asynch. reset
L	L	X	X	Asynch. preset
L	H	H	H	No change
L	H	↑	H	Count up
L	H	H	↑	Count down

H = HIGH; L = LOW
X = Don't care; ↑ = PGT

(c)

1 November 2005 ENGI 251/ELEC 241 Counter Design 27

CTR DIV16

Common-control block

MR → CT = 0

CP_U → G1

CP_D → G2

\overline{PL} → C3

\overline{TC}_U ← 1CT = 15

\overline{TC}_D ← 2CT = 0


P₀ → 3D (1) → Q₀

P₁ → (2) → Q₁

P₂ → (4) → Q₂


P₃ → (8) → Q₃

1 November 2005 ENGI 251/ELEC 241 Counter Design 28



State Machine Design

State Machine Design




- The Figure above is the general diagram of a State Machine
- There are two basic components in a state machine, Memory which are usually JK Flip-Flops, and Combinational Logic
- To design a state machine, JK flip-flops are usually connected as a counter
- The following will demonstrate the design the logic necessary to allow the counter to sequence any desired binary pattern

1 November 2005

ENGI 251/ELEC 241 Counter Design

31

Gray Code State Diagram



- The figure on the left shows the progression of states and the input and outputs for a Gray Code Counter
- The arrow in the center shows the direction of the counter
- If we start at 000, the next state is 001
- From 001 the next state is 011
- We progress through all possible states until the sequence repeats
- We use the State Diagram to create the Next State Table

1 November 2005

ENGI 251/ELEC 241 Counter Design

32

Gray Code Next State Table

PRESENT STATE			NEXT STATE		
Q2	Q1	Q0	Q2	Q1	Q0
0	0	0	0	0	1
0	0	1	0	1	1
0	1	1	0	1	0
0	1	0	1	1	0
1	1	0	1	1	1
1	1	1	1	0	1
1	0	1	1	0	0
1	0	0	0	0	0

1 November 2005

ENGI 251/ELEC 241 Counter Design

33

Gray Code Transition Table

STATE TRANSITIONS			OUTPUT CONDITION			FLIP-FLOP INPUTS		
QC	QB	QA	QC	QB	QA	JC KC	JB KB	JA KA
0 → 0	0 → 0	0 → 1	R/H	R/H	S/T	0 X	0 X	1 X
0 → 0	0 → 1	1 → 1	R/H	S/T	S/H	0 X	1 X	X 0
0 → 0	1 → 1	1 → 0	R/H	S/H	R/T	0 X	X 0	X 1
0 → 1	1 → 1	0 → 0	S/T	S/H	R/H	1 X	X 0	0 X
1 → 1	1 → 1	0 → 1	S/H	S/H	S/T	X 0	X 0	1 X
1 → 1	1 → 0	1 → 1	S/H	R/T	S/H	X 0	X 1	X 0
1 → 1	0 → 0	1 → 0	S/H	R/H	R/T	X 0	0 X	X 1
1 → 0	0 → 0	0 → 0	R/T	R/H	R/H	X 1	0 X	0 X


X = Don't Care (may be 0 or 1)

1 November 2005

ENGI 251/ELEC 241 Counter Design

34

K-MAP for Gray Code Transition



Note: In the above K-Map, the Boolean equation for KB, JA, and KA have two possible solution.

BCD Counter Design

Current State				Count	Next State				MSB				LSB			
D	C	B	A		D	C	B	A	JD	KD	JC	KC	JB	KB	JA	KA
0	0	0	0	1	0	0	0	1								
0	0	0	1	2	0	0	1	0								
0	0	1	0	3	0	0	1	1								
0	0	1	1	4	0	1	0	0								
0	1	0	0	5	0	1	0	1								
0	1	0	1	6	0	1	1	0								
0	1	1	0	7	0	1	1	1								
0	1	1	1	8	1	0	0	0								
1	0	0	0	9	1	0	0	1								
1	0	0	1	0	0	0	0	0								

H = Hold, R = Reset, S = Set, T = Toggle

Current State				Count	Next State				MSB				LSB			
D	C	B	A		D	C	B	A	JD	KD	JC	KC	JB	KB	JA	KA
0	0	0	0	1	0	0	0	1								
0	0	0	1	2	0	0	1	0								
0	0	1	0	3	0	0	1	1								
0	0	1	1	4	0	1	0	0								
0	1	0	0	5	0	1	0	1								
0	1	0	1	6	0	1	1	0								
0	1	1	0	7	0	1	1	1								
0	1	1	1	8	1	0	0	0								
1	0	0	0	9	1	0	0	1								
1	0	0	1	0	0	0	0	0								
1	0	1	0	10	X	X	X	X	X	X	X	X	X	X	X	
1	0	1	1	11	X	X	X	X	X	X	X	X	X	X	X	
1	1	0	0	12	X	X	X	X	X	X	X	X	X	X	X	
1	1	0	1	13	X	X	X	X	X	X	X	X	X	X	X	
1	1	1	0	14	X	X	X	X	X	X	X	X	X	X	X	
1	1	1	1	15	X	X	X	X	X	X	X	X	X	X	X	

BCD Counter Design

JD

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

JD =

KD

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

KD =

JC

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

JC =

KC

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

KC =

JB

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

JB =

KB

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

KB =

JA

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

JA =

KA

QD QC	QB QA			
	0 0	0 1	1 1	1 0
0 0				
0 1				
1 1				
1 0				

KA =